



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



⑪ Publication number: 0 609 062 A1

⑫

## EUROPEAN PATENT APPLICATION

⑬ Application number: 94300565.2

⑮ Int. Cl.<sup>6</sup>: H03H 3/08

⑭ Date of filing: 26.01.94

⑩ Priority: 27.01.93 US 9530

⑫ Inventor: Kong, Alvin Ming-Wei  
902 East Edgeware Road  
Los Angeles, California 90026 (US)  
Inventor: Lau, James Chung-Kei  
19515 Redbeam Avenue  
Torrance, California 90503 (US)  
Inventor: Chan, Steven Shing  
1144 South Chapie Avenue  
Alhambra, California 9180 (US)

⑪ Date of publication of application:  
03.08.94 Bulletin 94/31

⑭ Designated Contracting States:  
DE FR GB

⑭ Representative: Dawson, Elizabeth Ann et al  
A.A. THORNTON & CO.  
Northumberland House  
303-306 High Holborn  
London WC1V 7LE (GB)

⑪ Applicant: TRW INC.  
One Space Park,  
E1/3006  
Redondo Beach, California 90278 (US)

⑮ Mass simultaneous sealing and electrical connection of electronic devices.

⑯ The present invention provides a new and effective method for the sealing and electrical testing of electronic devices; and particularly for surface acoustic wave devices. In accordance with the present invention, the cost and size of making hermetically sealed packages for electronic devices and of electrically testing each device is significantly reduced over the prior art by making use of mass simultaneous sealing and electrical connection at the wafer level, and by using substrates with hermetically sealed and electrically conductive via holes. Further, cost reduction is effected by making use of final electrical testing with wafer probe test techniques before dicing.




FIGURE 1

BACKGROUND OF THE INVENTION

This invention relates to the mass simultaneous sealing and electrical connection of electronic devices. More particularly, the invention relates to a new and economically efficient method of making relatively inexpensive hermetically sealed packages for surface acoustic wave devices.

Many electronic devices are very sensitive and need to be protected from harsh externalities, including various potentially damaging contaminants, present in the environment. Hermetic packages have proven to be a very effective means for providing such protection. The seal of a hermetic package is an airtight one. Known hermetic packages have been made from metal, glass, or ceramic, and a means of sealing, such as solder or welding. Nonhermetic structures have also been used for affording a degree of protection to electronic devices not requiring a complete isolation from the environment. Known non-hermetic packages have employed plastic encapsulation, molding, potting, or polymer sealing. In the past, a trade-off has been required between using hermetic packages, which have afforded a maximum degree of protection at a higher cost, and using non-hermetic packaging, which has offered less protection at a lower cost. The reason for the high cost of hermetic packages will become apparent from the exemplary description of a prior method of making such structures, which is set forth next.

Customarily, the individual electronic devices to be sealed are initially constructed. The electronic devices are then mounted inside of a package which is suitable for hermetic sealing, typically made of metal and glass or ceramic components as stated above. Next, conductive wire or ribbon bonding is performed between electrical terminals located inside of the package and terminals of the electrical device itself. Such connections enable each electronic device to electrically communicate with a region outside of the package. Subsequently, the package is sealed by metal bonding techniques, such as projection welding or seam sealing. Finally, each individual package and part are electrically tested to determined electrical specifications. Such testing is necessary since the various steps carried out during production usually causes the yield of each unit to drop below one hundred percent. These steps for hermetic packaging and electrical testing have commonly been carried out individually (i.e., one by one) for each electronic device.

The combined cost of the labor to carry out these operations for an individual electronic device together with the cost of the packaging oftentimes far exceeds the cost of the electronic device itself. There has long existed, therefore, a recognized need for a less expensive method for hermetically sealing electronic devices from the external environment; and also, a

need for being able to electrically test them in an economically efficient manner. Additionally, due to the complexity of the assembly, such operations have lead to a device which can be undesirably large in size.

One example of an electronic device which is preferably hermetically packaged for use due to its sensitive nature, and which has been commonly packaged in a manner such as that set forth above, is a surface acoustic wave (SAW) device. SAW devices are well known in the art and are extremely useful in a number of different applications, including highly accurate and stable band pass filters and oscillators operating from tens of MHz to beyond 1 GHz.

Environmental contaminants can cause SAW devices to seriously malfunction, often to the point that they are rendered useless for their intended purpose. For example, contamination of a SAW device can change the acoustic wave propagation velocity and increase attenuation through the SAW substrate. For SAW devices, any change in velocity results in frequency shift, and an increase in attenuation results in increasing insertion loss. Thus, hermetic packaging for each individual SAW device has routinely been utilized in order to ensure that the surface of each device is kept free of contaminants that could reflect or otherwise interfere with propagating surface acoustic wave energy.

As stated above, however, the known methods for hermetically encapsulating electronic devices (such as SAW devices) have proven expensive and can result in the production of units which are often undesirably large in size.

It is, therefore, a primary object of the present invention to provide a new and effective method for the sealing and electrical testing of electronic devices; and particularly for surface acoustic wave devices.

It is also an object of the invention to provide a highly cost efficient method capable of producing either a hermetic package or a nonhermetic package, whichever is desired in a particular instance, for an electronic device.

It is additionally an object of the invention to provide a method for producing a surface mount compatible device which is compact in size.

SUMMARY OF THE INVENTION

The present invention provides a method of mass sealing and testing electronic devices, including the steps of:

(a) initially aligning a cover wafer having a plurality of electrically conductive elements therein over a plurality of electronic devices supported at a substrate wafer;

(b) next both:

(i) sealing each electronic device by bonding the aligned cover wafer against the substrate

wafer; and,

(ii) forming an electrical communication between the electrically conductive elements in the cover wafer and the electronic devices supported at the substrate wafer;

5

and,

(c) finally testing the plurality of sealed electronic devices.

An optional solder coating may be provided on an outer side of the cover wafer, before the testing step, in order that the finished package will be conveniently ready for a subsequent solder attachment operation during next-level assembly procedures.

The present invention also provides a relatively small, surface mount compatible, hermetically sealed package for a surface acoustic wave device formed in accordance with the method just set forth.

The invention additionally provides a wafer level package comprising a substrate wafer and a plurality of electronic devices. The electronic devices are supported by the substrate wafer. A cover wafer is bonded against the substrate wafer over the electronic devices. A grid of a bonding material layer (alone, or along with one or more additional layers, such as a layer of a barrier material) is patterned upon the substrate wafer and/or the cover wafer in a manner separating each one of the electronic devices supported by the substrate wafer from the remaining of the electronic devices supported by the substrate wafer. The bonding material and the cover wafer aid in forming a seal for substantially each one of the electronic devices at the wafer level. A plurality of electrically conductive elements are provided in the cover wafer. The electrically conductive elements are in electrical communication with the electronic devices at the wafer level.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a side cross-sectional view of an electronic device in a sealed package, as constructed in accordance with an embodiment of the present invention.

Figure 2 is a view from the bottom of the device substrate, prior to its attachment to the cover substrate.

Figure 3 is a view from the top of the cover substrate, prior to its attachment to the device substrate.

Figures 4(A) through 4(D) show a sequence of process steps of an embodiment of the method of the present invention, which steps together are useful for economically producing relatively small electronic devices in sealed packages.

Figure 5 shows a plurality of relatively small electronic devices in sealed packages produced by the method depicted in Figures 4(A) through 4(D).

Figure 6 is a side cross-sectional view of a cover substrate aligned with a device substrate prior to

bonding the two substrates together by way of a solder grid patterned upon them, as taught by the present invention. Suitable materials comprising the cover and device substrates are detailed hereinafter.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

In accordance with the present invention, the cost and size of making hermetically sealed packages for electronic devices and of electrically testing each device is significantly reduced over the prior art by making use of mass simultaneous sealing and electrical connection at the wafer level, and by using substrates with hermetically sealed and electrically conductive via holes. Further, cost reduction is effected by making use of final electrical testing with wafer probe test techniques before dicing.

Details of the invention are next described with initial reference to Figures 1, 2 and 3. Figure 1 illustrates an electronic device in a sealed package, as constructed in accordance with an embodiment of the present invention. Figure 2 is a view from the bottom of a device substrate, prior to its attachment to a cover substrate. Figure 3 is a view from the top of the cover substrate, prior to its attachment to the device substrate.

A hermetically sealed package containing an electronic device, made in accordance with the method of the invention and as shown in the Figures, includes a device substrate wafer 11 supporting an electronic device 13. The device substrate wafer 11 may suitably be comprised of quartz, and the electronic device 13 may be a surface acoustic wave (SAW) device. The device substrate wafer 11 is covered with a cover substrate wafer 15, which is capable of providing a hermetic seal. A suitable material for forming such a cover substrate wafer 15 is a type of ceramic material (A particularly suitable material is a type of FOTOCERAM (Trademark of Corning Glass)). The materials just discussed are particularly good for use in the package of the invention; however, other suitable materials may be used instead.

It should be noted that a polymer material may be employed (e.g., comprising a substrate wafer) in making the package of the present invention. Polymers, which are not regarded as usable for forming hermetic seals, are particularly attractive since they are generally inexpensive. Although a polymer material may not allow the achievement of a hermetically sealed package, the polymer could nevertheless provide good protection against certain particulates. Thus, it may be preferable to utilize a polymer material where a hermetic seal is not required.

The device substrate wafer 11 is attached to the cover substrate wafer 15 by way of a grid of solder strips 17. The solder strips 17 are bonded to both the device substrate wafer 11 and the cover substrate

wafer 15, as can be seen in Figures 2 and 3 respectively. In addition to bonding the two substrates 11 and 15 together, the solder strips 17, as shown in Figure 1, additionally serve to keep the surface of the cover substrate wafer 15 slightly separated from the surface of the device substrate wafer 11, upon which the electronic device 13 is located. A layer of a separator material between the substrate and the solder also can be used for aiding in such separation (i.e., to control the distance between the substrate wafers). The separator layer can be comprised of any suitable material. In instances where the separator is only utilized for separation purposes, without any other specific performance demands placed upon it, the choice of materials for forming it can be quite broad. In other instances it may be desired to have the separator layer act as a barrier, thus a separator/barrier layer 18 may be utilized as shown in Figure 1. Any known materials for forming barrier layers may be employed in the invention. As examples, tungsten or nickel could be used in forming the barrier layer. It is to be noted that more than one separator/barrier layer may be utilized. As can be discerned from Figure 1 and the description just set forth, it is contemplated that multiple layers may be formed upon either of the substrates; additional layers not specifically described herein may be employed as needed utilizing any suitable layer materials known in the art which are acceptable for accomplishing the desired purposes.

Conductive vias (also referred to as conductive through holes) 19 extend through the cover substrate wafer 15. Solder terminals 21 associated with the conductive vias 19 are bonded to solder terminals (also referred to as bonding pads) 23 of the electronic device 13. Such electrical interconnection of the electronic device 13 to the vias 19 is desirable so that the electronic device can communicate electrically outside of the package, defined by the two substrate wafers and solder bonds once sealing has been completed, by way of external electrical terminals 25. In order to provide a hermetically sealed device, the conductive vias 19 are constructed to be hermetic. The assembled device, as shown in Figure 1, is suitable for attachment to circuit boards in a surface mount process by placing it on such a board with its cover side down.

It is noteworthy that the separator/barrier layers 18 can be useful in preventing elements of the vias 19 (such as gallium or mercury) from getting into the rest of the unit.

Importantly, the present invention provides a highly efficient and effective method for producing sealed electronic devices as shown and described with reference to Figures 1 through 3. The method as contemplated by the invention will now be described, with additional reference to Figures 4 through 6.

As shown in Figure 4(A), a cover substrate wafer 15 is initially aligned with respect to a device sub-

strate wafer 11. (To avoid any confusion, it should be noted at this point that the reference numerals 11 and 15 are employed herein as reference characters for the wafer substrates both before they have been diced into individual units (i.e., while still at the wafer level), as well as after they have been diced to produce single individual packages as shown in Figures 1 through 3.) Typically, each of the two substrate wafers 11 and 15 are three inches in diameter (though it is to be understood that they may be smaller or larger). The device substrate wafer 11 supports a plurality of SAW transducers 31 (or other suitable desired electronic devices). The cover substrate wafer 15 is provided with a plurality of hermetic conductive vias 19 therein, arranged in a manner so as to correspond to each of the SAW devices 31 in the device substrate wafer 11. The wafers are thus aligned so that contacts of each of the SAW devices 31 are aligned with the conductive vias 19 (See Figure 4(A)) or pads connected to the vias.

The cover substrate wafer 15 is then bonded to the device substrate wafer 11 by a suitable means, as shown in Figure 4(B). Preferably, the bond is formed between a grid of gold solder strips 33 previously formed upon the device substrate wafer 11, about the SAW devices, and a similarly patterned grid of indium solder strips 35 previously formed upon the cover substrate wafer 15, about the via contacts 19. The bond is preferably a hermetic solid liquid interdiffusion (SLID) bond formed between the gold and indium layers. Details of the bonding are discussed below. By way of such bonding, a hermetic sealing of the SAW devices 31 is thereby effected.

Simultaneously with the bonding step, just set forth, electrical connections are made between the SAW devices 31 in the device substrate wafer 11 and the adjacent conductive vias 19 in the cover substrate wafer 15. As shown in Figure 4(C), the resulting "sandwich" wafer can then be electrically tested to desired electrical specifications, from the cover side, by way of a conventional automatic wafer probe station 41. It is to be noted that such testing is carried out at the wafer level (i.e., before the wafers are diced into individual package units).

With reference to Figure 4(D), the wafers 11 and 15 are subsequently diced using conventional substrate dicing saws (not shown). The resulting hermetically sealed, electrically tested, and diced hermetic packages 45, each containing a SAW device, are then complete and ready to ship as shown in Figure 5. Each three inch diameter wafer pair, 11 and 15, is capable of yielding a few hundred devices.

An optional solder coating (plate or wave soldering) may be formed on an outer side of the cover wafer, before the testing step, in order that the finished package will be conveniently ready for a subsequent solder attachment operation during next-level assembly procedures. Providing the solder coating prevents

users of the package from having to provide solder for each individual unit at a later time when it is desired to employ the units in such next-level assembly procedures. It should be appreciated that it is much simpler to provide such a solder coating while at the wafer level as opposed to applying it for each of the many individual units which are ultimately made. Suitably, the solder layer or plate is provided on an outer side of the external terminals 25.

It is important to the process just set forth, to select for the cover substrate wafer 15 an electrically nonconductive material which possesses thermal expansion characteristics closely matching the thermal expansion characteristics of the device substrate wafer 11. A SAW resonator using an ST cut quartz wafer, for example, has a linear thermal expansion coefficient of 13.7 ppm per degree Celsius in the X axis and 10.2 ppm per degree Celsius perpendicular to the X axis of the crystal. Some types of glass-ceramic products having a thermal expansion coefficient of 12 ppm per degree Celsius match the ST cut quartz wafer reasonably well. A type of FOTOCERAM (Trademark of Corning Glass), for example, is one such suitable product.

Additionally, in instances where it is necessary to produce a hermetically sealed package, it is important to ensure that the cover substrate wafer 15 has hermetically sealed conductive vias 19 therein to connect the electronic device 13 within the package to the outside electrically.

Also with regard to the above process, it is important that the bonding together of the two wafers 11 and 15 be carried out at a relatively low temperature so that potential thermal stresses incurred upon cooling, due to any mismatch in the thermal expansion characteristics between them, will be kept to a minimum. It is additionally important to produce a bond with a high melting temperature so that the bond, once formed, will not subsequently melt in later assembly processes (e.g., a later surface mount process on a printed circuit board).

To meet these goals, it is contemplated by the present invention to accomplish the bonding between a gold grid patterned upon one of the substrate wafers and an indium grid patterned upon the other of the two substrate wafers. Figure 6 is a side cross-sectional view of a ceramic cover substrate aligned with a quartz device substrate prior to bonding the two substrates together by way of such solder grids patterned upon them. Preferably, for ease of processing, the gold grid is formed upon the substrate wafer which supports the electronic devices and the cover substrate wafer is patterned with the indium grid. When the two substrate wafers 11 and 15 are put together under a dry gas (e.g., hydrogen or nitrogen) or vacuum, and heated, the indium melts at 155 degrees Celsius and begins to mix with the gold. When the gold concentration is high enough, the melt passes

through a phase transition and becomes solid (Attention is hereby directed to: L. Bernstein, "Semiconductor Joining by the Solid-Liquid-Interdiffusion (SLID) Process: 1. The Systems Ag-In, Au-In, and Cu-In," in the Journal of the Electrochemical Society, Vol. 113, No. 12 (December 1966) at pages 1282 - 1288). After this solid is annealed, and with a proper ratio of gold and indium (e.g., 30 to 40 percent weight of indium), the bond will not melt below 400 degrees Celsius. Such bond melting temperature is considerably higher than the normal printed circuit board soldering temperature which is less than 250 degrees Celsius.

It is to be noted that the concept of the invention can also be extended to electronic devices that do not need to be sealed hermetically. In such a case, more easily processed and/or less expensive materials can be utilized; for example, nonhermetic vias could be employed, and polymeric materials could be used for the substrates. It should also be noted that the invention can be employed in place of existing methods of electronic packaging.

It is to be understood that the foregoing description is primarily intended to be exemplary, in particular to provide the preferred embodiments of the invention as contemplated by the inventors, and is not meant to be limiting. Accordingly, various changes and modifications may be made without departing from the spirit and scope of the invention, as defined by the appended claims.

## Claims

1. A method of mass sealing and testing electronic devices, comprising the steps of:
  - (a) initially aligning a cover wafer having a plurality of electrically conductive elements therein over a plurality of electronic devices supported at a substrate wafer;
  - (b) next both:
    - (i) sealing each electronic device by bonding the aligned cover wafer against the substrate wafer; and,
    - (ii) forming an electrical communication between the electrically conductive elements in the cover wafer and the electronic devices supported at the substrate wafer;
  - and,
  - (c) finally testing the plurality of sealed electronic devices.
2. The method of claim 1 further comprising a step, subsequent to step (c), of dicing the bonded wafers into a plurality of sealed packages each containing a tested electronic device.
3. The method of claim 2 wherein the steps (b)(i)

and (b)(i) both take place essentially concurrent-  
ly while at the wafer level.

4. The method of claim 3 wherein step (c) includes  
a wafer probe electrical testing technique. 5

5. The method of claim 3 wherein the cover wafer  
comprises an electrically nonconductive material  
having thermal expansion characteristics similar  
to the thermal expansion characteristics of the  
substrate wafer. 10

6. The method of claim 5 wherein the substrate wa-  
fer is quartz and the cover wafer is glass-  
ceramic. 15

7. The method of claim 5 wherein sealing step (b)(i)  
results in the formation of a hermetic seal about  
each of the electronic devices. 20

8. The method of claim 7 wherein the plurality of  
electrically conductive elements in the cover wa-  
fer comprise hermetically sealed conductive vias  
which are adapted to connect the electronic de-  
vices to external electrical terminals. 25

9. The method of claim 3 wherein the sealing step  
(b)(i) is carried out at a relatively low temperature  
and during which step the cover wafer is attached  
to the substrate wafer by a grid of solder strips  
patterned about each electrical device; wherein  
patternning of the grid is carried out prior to the  
sealing step (b)(i); and wherein said relatively low  
temperature is less than 200 degrees Celsius. 30

10. The method of claim 9 wherein the grid of solder  
strips maintains a separation between the sub-  
strate wafer and the cover wafer. 35

11. The method of claim 9 wherein the sealing step  
(b)(i) results in the formation of a hermetic solid  
liquid interdiffusion bond. 40

12. The method of claim 11 wherein the hermetic sol-  
id liquid interdiffusion bond is formed between a  
gold grid patterned upon one of the wafers and  
an indium grid patterned upon the other of the  
two wafers; wherein patternning of the grids is car-  
ried out prior to the sealing step (b)(i). 45

13. The method of claim 9 wherein the recited dicing  
step comprises dicing the bonded and tested wafers  
down center lines of the grid of solder strips. 50

14. The method of claim 13 wherein the seal formed  
by the sealing step (b)(i) is a hermetic seal. 55

15. The method of claim 14 wherein the electronic  
devices are surface acoustic wave devices.

16. A relatively small, surface mount compatible,  
hermetically sealed package for a surface acous-  
tic wave device formed in accordance with the  
process of claim 15.

17. A wafer level package comprising: a substrate  
wafer and a plurality of electronic devices, where-  
in said electronic devices are supported by said  
substrate wafer; a cover wafer bonded against  
said substrate wafer over said electronic devices;  
a grid of bonding material patterned upon at least  
one of said wafers in a manner separating each  
one of said electronic devices supported by said  
substrate wafer from the remaining of said elec-  
tronic devices supported thereby; wherein said  
bonding material and said cover wafer aid in  
forming a seal for substantially each one of said  
electronic devices at the wafer level; a plurality of  
electrically conductive elements in said cover  
wafer, wherein said electrically conductive ele-  
ments are in electrical communication with said  
electronic devices at the wafer level.

18. The wafer level package of claim 17 wherein  
each of said substrate wafer and said cover wafer  
are at least one inch wide.

19. The wafer level package of claim 17 wherein the  
seal is a hermetic seal; and wherein the cover  
wafer comprises an electrically nonconductive  
material having thermal expansion characteris-  
tics similar to the thermal expansion characteris-  
tics of the substrate wafer; and wherein the plu-  
rality of electrically conductive elements in the  
cover wafer comprise hermetically sealed con-  
ductive vias.

20. The wafer level package of claim 19 wherein the  
electronic devices are surface acoustic wave de-  
vices.

21. The method of claim 3 further comprising a step  
prior to step (c) of forming a solder layer on an  
outer side of one of said wafers for subsequent  
use in solder attachment procedures.

22. The method of claim 10 further comprising a mul-  
tiple layer grid, wherein said solder strips com-  
prise at least one layer of said grid; and wherein  
said multiple layer grid additionally includes a  
barrier layer, wherein said barrier layer at least in  
part aids in maintaining the separation between  
the substrate wafer and the cover wafer.




FIGURE 1

THIS PAGE BLANK (10s)




FIGURE 2






Figure 3

THIS PAGE BLANK


### Align Wafers




### SLID Bond



### Wafer Probe



### Dice Wafers



BEST AVAILABLE COPY

THIS PAGE BLANK (105)

EP 0 609 062 A1




FIGURE 5

BEST AVAILABLE COPY

THIS PAGE BLANK (50)




FIGURE 6

BEST AVAILABLE COPY

THIS PAGE BLANK



## EUROPEAN SEARCH REPORT

Application Number  
EP 94 30 0565

DOCUMENTS CONSIDERED TO BE RELEVANT					
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CLS)		
Y	FR-A-2 579 829 (THOMSON) 3 October 1986 * the whole document *	1-8 9, 10, 13-16, 22 17, 19, 20	H03H3/08		
X	---				
Y	PATENT ABSTRACTS OF JAPAN vol. 13, no. 558 (E-858) 12 December 1989 & JP-A-01 231 411 (TOSHIBA) 14 September 1989 * abstract *	1-8			
D, A	JOURNAL OF THE ELECTROCHEMICAL SOCIETY, vol. 113, no. 12, December 1966, MANCHESTER, NEW HAMPSHIRE US pages 1282 - 1288 L. BERNSTEIN 'SEMICONDUCTOR JOINING BY THE SOLID-LIQUID-INTERDIFFUSION (SLID) PROCESS'	11, 12			
A	US-A-4 734 608 (TAKEHIRO TAKOSHIMA) 29 March 1988 * the whole document *	1	<div style="display: flex; justify-content: space-between;"> <div style="flex: 1;"> <b>TECHNICAL FIELDS SEARCHED</b> (Int.CLS)           </div> <div style="flex: 1; text-align: right;">H03H</div> </div>		
The present search report has been drawn up for all claims					
Place of search	Date of compilation of the search	Examiner			
THE HAGUE	29 April 1994	Coppieters, C			
CATEGORY OF CITED DOCUMENTS					
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : one-written disclosure P : intermediate document					
T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document					

THIS PAGE BLANK (USPTO)